chenxin/SM-1000M
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

20260324

Browse Source
This commit is contained in:
chenxin
2026-04-23 10:50:18 +08:00
commit a436fda935
844 changed files with 272643 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

164
RTX5_20220316/Driver/IIC/myiic.c Normal file
View File

@ -0,0 +1,164 @@
#include "myiic.h"
#include "delay.h"
#include "bsp.h"
//<2F><>ʼ<EFBFBD><CABC>IIC
void IIC_Init(void)
{
GPIO_InitTypeDef GPIO_InitStructure;
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE); //ʹ<><CAB9>GPIOBʱ<42><CAB1>
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9|GPIO_Pin_8;
GPIO_Init(GPIOB, &GPIO_InitStructure);
GPIO_SetBits(GPIOB,GPIO_Pin_9|GPIO_Pin_8); //PB6,PB7 <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
}
//<2F><><EFBFBD><EFBFBD>IIC<49><43>ʼ<EFBFBD>ź<EFBFBD>
void IIC_Start(void)
{
SDA_OUT(); //sda<64><61><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
IIC_SDA_H;
delay_us(1);
IIC_SCL_H;
delay_us(6);
IIC_SDA_L;//START:when CLK is high,DATA change form high to low
delay_us(6);
IIC_SCL_L;//ǯסI2C<32><43><EFBFBD>ߣ<EFBFBD>׼<EFBFBD><D7BC><EFBFBD><EFBFBD><EFBFBD>ͻ<EFBFBD><CDBB><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
delay_us(2);
}
//<2F><><EFBFBD><EFBFBD>IICֹͣ<CDA3>ź<EFBFBD>
void IIC_Stop(void)
{
SDA_OUT();//sda<64><61><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
IIC_SCL_L;
IIC_SDA_L;//STOP:when CLK is high DATA change form low to high
delay_us(5);
IIC_SCL_H;
delay_us(1);
IIC_SDA_H;//<2F><><EFBFBD><EFBFBD>I2C<32><43><EFBFBD>߽<EFBFBD><DFBD><EFBFBD><EFBFBD>ź<EFBFBD>
delay_us(5);
}
//<2F>ȴ<EFBFBD>Ӧ<EFBFBD><D3A6><EFBFBD>źŵ<C5BA><C5B5><EFBFBD>
//<2F><><EFBFBD><EFBFBD>ֵ<EFBFBD><D6B5>1<EFBFBD><31><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ӧ<EFBFBD><D3A6>ʧ<EFBFBD><CAA7>
// 0<><30><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ӧ<EFBFBD><D3A6><EFBFBD>ɹ<EFBFBD>
u8 IIC_Wait_Ack(void)
{
u32 ucErrTime=0;
SDA_IN(); //SDA<44><41><EFBFBD><EFBFBD>Ϊ<EFBFBD><CEAA><EFBFBD><EFBFBD>
// IIC_SCL_L;
// IIC_SDA_L;
// delay_us(5);
IIC_SDA_H;delay_us(1);
IIC_SCL_H;delay_us(1);
while(READ_SDA)
{
delay_us(1);
ucErrTime++;
if(ucErrTime>250)
{
IIC_Stop();
return 1;
}
}
IIC_SCL_L;//ʱ<><CAB1><EFBFBD><EFBFBD><EFBFBD><EFBFBD>0
return 0;
}
//<2F><><EFBFBD><EFBFBD>ACKӦ<4B><D3A6>
void IIC_Ack(void)
{
IIC_SCL_L;
SDA_OUT();
IIC_SDA_L;
delay_us(2);
IIC_SCL_H;
delay_us(2);
IIC_SCL_L;
}
//<2F><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ACKӦ<4B><D3A6>
void IIC_NAck(void)
{
IIC_SCL_L;
SDA_OUT();
IIC_SDA_H;
delay_us(2);
IIC_SCL_H;
delay_us(2);
IIC_SCL_L;
}
//IIC<49><43><EFBFBD><EFBFBD>һ<EFBFBD><D2BB><EFBFBD>ֽ<EFBFBD>
//<2F><><EFBFBD>شӻ<D8B4><D3BB><EFBFBD><EFBFBD><EFBFBD>Ӧ<EFBFBD><D3A6>
//1<><31><EFBFBD><EFBFBD>Ӧ<EFBFBD><D3A6>
//0<><30><EFBFBD><EFBFBD>Ӧ<EFBFBD><D3A6>
void IIC_Send_Byte(u8 txd)
{
u8 t;
SDA_OUT();
IIC_SCL_L;//<2F><><EFBFBD><EFBFBD>ʱ<EFBFBD>ӿ<EFBFBD>ʼ<EFBFBD><CABC><EFBFBD>ݴ<EFBFBD><DDB4><EFBFBD>
for(t=0;t<8;t++)
{
//IIC_SDA=(txd&0x80)>>7;
if((txd&0x80)>>7)
IIC_SDA_H;
else
IIC_SDA_L;
txd<<=1;
delay_us(2); //<2F><>TEA5767<36><37><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʱ<EFBFBD><CAB1><EFBFBD>DZ<EFBFBD><C7B1><EFBFBD><EFBFBD><EFBFBD>
IIC_SCL_H;
delay_us(2);
IIC_SCL_L;
delay_us(2);
}
}
//<2F><>1<EFBFBD><31><EFBFBD>ֽڣ<D6BD>ack=1ʱ<31><CAB1><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ACK<43><4B>ack=0<><30><EFBFBD><EFBFBD><EFBFBD><EFBFBD>nACK
u8 IIC_Read_Byte(unsigned char ack)
{
unsigned char i,receive=0;
SDA_IN();//SDA<44><41><EFBFBD><EFBFBD>Ϊ<EFBFBD><CEAA><EFBFBD><EFBFBD>
for(i=0;i<8;i++ )
{
IIC_SCL_L;
delay_us(2);
IIC_SCL_H;
receive<<=1;
if(READ_SDA)receive++;
delay_us(1);
}
if (!ack)
IIC_NAck();//<2F><><EFBFBD><EFBFBD>nACK
else
IIC_Ack(); //<2F><><EFBFBD><EFBFBD>ACK
return receive;
}

48
RTX5_20220316/Driver/IIC/myiic.h Normal file
View File

@ -0,0 +1,48 @@
#ifndef __MYIIC_H
#define __MYIIC_H
#include "sys.h"
//////////////////////////////////////////////////////////////////////////////////
//IO<49><4F><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
#define SDA_IN() {GPIOC->MODER&=0XFFF3FFFF; }
#define SDA_OUT() {GPIOC->MODER&=0XFFF3FFFF;GPIOC->MODER|=0X00040000; }
#define IIC_SCL_L GPIO_ResetBits(GPIOB,GPIO_Pin_8)
#define IIC_SCL_H GPIO_SetBits(GPIOB,GPIO_Pin_8)
#define IIC_SDA_L GPIO_ResetBits(GPIOB,GPIO_Pin_9)
#define IIC_SDA_H GPIO_SetBits(GPIOB,GPIO_Pin_9)
#define READ_SDA GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_9)
//IIC<49><43><EFBFBD>в<EFBFBD><D0B2><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
void IIC_Init(void); //<2F><>ʼ<EFBFBD><CABC>IIC<49><43>IO<49><4F>
void IIC_Start(void); //<2F><><EFBFBD><EFBFBD>IIC<49><43>ʼ<EFBFBD>ź<EFBFBD>
void IIC_Stop(void); //<2F><><EFBFBD><EFBFBD>IICֹͣ<CDA3>ź<EFBFBD>
void IIC_Send_Byte(u8 txd); //IIC<49><43><EFBFBD><EFBFBD>һ<EFBFBD><D2BB><EFBFBD>ֽ<EFBFBD>
u8 IIC_Read_Byte(unsigned char ack);//IIC<49><43>ȡһ<C8A1><D2BB><EFBFBD>ֽ<EFBFBD>
u8 IIC_Wait_Ack(void); //IIC<49>ȴ<EFBFBD>ACK<43>ź<EFBFBD>
void IIC_Ack(void); //IIC<49><43><EFBFBD><EFBFBD>ACK<43>ź<EFBFBD>
void IIC_NAck(void); //IIC<49><43><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ACK<43>ź<EFBFBD>
void IIC_Write_One_Byte(u8 daddr,u8 addr,u8 data);
u8 IIC_Read_One_Byte(u8 daddr,u8 addr);
#endif