yunyifeng/ELEC
2
1
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

22.7.14

Browse Source
This commit is contained in:
yunyifeng
2022-07-14 09:36:45 +08:00
parent 6e3f165d4f
commit 37053d4faf
163 changed files with 14156 additions and 814 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
使用时间监测模块/Project Logs for PCB_Project2/PCB1 PCB ECO 2022-6-29 17-32-58.LOG Normal file
View File

@ -0,0 +1,16 @@
Change Component Footprint: Designator=R4 Old Footprint=AXIAL-0.3 New Footprint=0603
Change Component Footprint: Designator=R5 Old Footprint=AXIAL-0.3 New Footprint=0603
Change Component Footprint: Designator=R6 Old Footprint=AXIAL-0.3 New Footprint=0603
Change Component Footprint: Designator=C14 Old Footprint=RAD-0.3 New Footprint=0603
Change Component Footprint: Designator=C15 Old Footprint=RAD-0.3 New Footprint=0603
Change Component Footprint: Designator=C16 Old Footprint=RAD-0.3 New Footprint=0603
Change Component Footprint: Designator=C17 Old Footprint=RAD-0.3 New Footprint=0603
Added Component: Designator=U3(TLV62568A)
Add component. Clean all parameters for all variants
Added Pin To Net: NetName=NetC16_1 Pin=U3-1
Added Pin To Net: NetName=GND Pin=U3-2
Added Pin To Net: NetName=+5 Pin=U3-3
Added Pin To Net: NetName=NetPL?_1 Pin=U3-4
Added Pin To Net: NetName=+5 Pin=U3-5
Added Member To Class: ClassName=Sheet1 Member=Component U3 TLV62568A
Added Room: Name=Sheet1